Abstract. Two di erent formalisms for concurrency are compared and are shown to have common foundations. The Input/Output automaton model and the theory of testing are analyzed in the framework of transition systems. The relationship between the fair and quiescent preorders of I/O automata is investigated and the two preorders are shown to coincide on a large class of automata. I/O automata are encoded into the theory of testing and the reversed must preorder is shown to be equivalent to the quiescent preorder for strongly convergent, nitely branching automata up to encoding. Conversely, a theory of testing is de ned directly on I/O automata, and the new reversed must preorder is shown to coincide with the quiescent preorder on strongly convergent, nitely branching automata. Finally, some considerations are given on the issue of divergence, and on other existing theories with an I/O distinction.
Introduction
Several theories of concurrency deal with the idea of implementation. Among them, one of the most accepted theories is connected with the failure preorder of 1, 8] and with the theory of testing of 3, 7] , which are closely related each other 4]. Other theories deal with receptive systems 6, 9, 10] , where there is a clear separation between the events under the control of the external environment of a given object and those events under the control of the object itself. Receptive theories are widely used in practise because they express ideas that are very close to our general intuition and they allow us to express very general liveness properties naturally. However, receptive theories are not su ciently general, since they do not allow the speci cation of non-receptive objects at a su ciently high level of abstraction.
In this paper we investigate how and when receptive theories can be viewed as a special case of a general, non-receptive theory. The formalisms we use for our analysis are the theory of testing 7] and the Input/Output automaton model 10], which has been widely used for the veri cation of complex distributed algorithms 17,?]. At the end we also consider other two receptive models that are closely related to the models used in our analysis. ? The main intuition at the base of the testing preorders is that objects are compared based on their interactions with an external environment, therefore they are compared based on the success or failure of experiments the external environment performs on them. An experiment E may succeed on an object O if there is a sequence of possible interactions between E and O for which E is successful; an experiment E must succeed on an object O if all possible interactions between E and O lead to the success of E. Two preorders can then be de ned over objects: the may preorder, which orders objects by the sets of experiments that may succeed, and the must preorder, which orders objects by the sets of experiments that must succeed. In 3] it is shown that the must preorder coincides with the reversed failure preorder of CSP 8] on objects that can never diverge. The failure preorder is used as an implementation relation within the CSP community 1,2] and the intuitive idea at the base of its use is that an implementation has to be more deterministic than its speci cation. Therefore, the result of 3] also suggests a possible use of the must preorder as an implementation relation.
In the I/O automaton model, each object is associated with an explicit interface consisting of input, output and internal event names (actions). Input actions are always enabled and the occurrence of output actions cannot be blocked by the external environment. In other words, each object has to be receptive 6] on its inputs and each action is the output action of at most one object. The notion of implementation of I/O automata is expressed through fair trace inclusion, where a fair trace of an automaton A is a sequence of actions (possibly innite) in which each subcomponent of A that is continuously willing to perform some output or internal actions will eventually do so. Trivial implementations are avoided by input enabling, since each implementation must accept its external stimuli, and by fairness, since whenever a speci cation must perform some output actions the implementation must do the same.
The main criticism against the I/O automaton model is that it is too restrictive: conditions like input enabling and actions under the control of at most one component do not allow the speci cation of several devices at a su ciently high level of abstraction. A classical example is that of a bu er blocking its inputs whenever it is full. Moreover, since fair traces are not closed under limit, xpoint reasoning is not possible in general within I/O automata, while xpoint reasoning is one of the key features of the algebraic theory of processes based on testing preorders. On the other hand fairness allows us to capture some liveness properties that are not captured in general by the testing preorders and that are important for the veri cation of several distributed systems 10,17,?].
A rst step toward the study of the relationship between the process algebraic and the I/O automata based approaches is in 16], where the impact of input enabling on the operators of a generic process algebra is analyzed. The analysis of 16] includes the de nition of several preorder relations that gradually approximate the fair preorder. Among these is the quiescent preorder, which is the reduction of the fair preorder to the nitary behavior of a system. A quiescent trace is a sequence of actions leading a system to a state from which only input actions are enabled. In 14] the quiescent preorder is studied within a process algebraic theory of I/O automata and a xpoint theorem is put forward. In 14] there is also an attempt at using the quiescent preorder as an implementation relation; however some counterexamples in 14] show that the quiescent preorder does not provide an intuitively reasonable notion of implementation in general. Thus, some restrictions are necessary.
In this paper we rst study the relationship between the fair and the quiescent preorders, and present a large class of automata for which they coincide. We then show that the quiescent preorder of I/O automata is closely related to the theory of testing when dealing with strongly convergent transition systems. We rst encode I/O automata as transition systems, making explicit the ideas that are embedded within the Input/Output structure; then, we show that for strongly convergent and nitely branching systems the encodings of I/O automata related by the quiescent preorder are similarly related by the reversed must preorder. As a corollary it is possible to identify a class of I/O automata for which the fair preorder coincides with the notion of implementation of the CSP community.
We also show that it is possible to de ne a theory of testing similar to that of 7] directly on I/O automata. Once again, the main theorem is that for strongly convergent and nitely branching I/O automata the quiescent preorder coincides with the reversed must preorder.
Finally, we consider two other well known formalisms with an Input/Output distinction: the Receptive Process Theory of Mark Josephs 9] , which is used for the speci cation and veri cation of delay-insensitive circuits, and the Complete Trace Structures of David Dill 6] which are used for the speci cation and veri cation of speed-independent circuits. Both of these formalisms are closely related to I/O automata and to the theory of testing.
The results of this work accomplish three goals at the same time: 1) they show how di erent theories for the notion of implementation which are based on independent intuitions lead to similar conclusions; 2) they show why, as in practise, it is often possible to avoid dealing explicitly with fairness when specifying systems: the fairness part is already captured by the implementation relations; 3) they show a possible method for eliminating the input enabling constraint of I/O automata by embedding them into a more general framework. Unfortunately the price to pay is the absence of a fully general notion of fairness. Further investigation is necessary in this direction.
The rest of the paper is organized as follows. Section 2 introduces transition systems, I/O automata, and the theory of testing. Section 3 studies the relationship between the quiescent and the fair preorders. Section 4 encodes I/O automata into a general, non input enabled, framework and studies the relationship between the quiescent preorder and testing theory. Section 5 de nes a theory of testing directly on I/O automata and shows the equivalence of the quiescent and the reversed must preorders. Section 6 addresses the problem of divergent transition systems. Section 7 relates Receptive Process Theory and Complete Trace Structures to I/O automata and the theory of testing. Section 8 presents some concluding remarks. there is a step from q with action a; we then say that A is input enabled.
An execution of an automaton A is quiescent if it is nite and its nal state is quiescent, i.e., its nal state does not enable any action from local(A). An execution is fair if either it is quiescent, or it is in nite and for each class and considers also those sequences of actions leading an automaton to a quiescent state; the fair preorder 10] is de ned as
and considers those sequences of actions generable from executions in which each subcomponent of the automaton that is continuously willing to perform some local action is eventually allowed to proceed. The subcomponents of an automaton A are identi ed through the partition part(A) of its locally controlled actions.
The quiescent preorder is slightly complicate since it is based on external and quiescent trace inclusions. It is an approximation of the fair preorder that is based on nite executions only. External trace inclusion is needed to deal correctly with automata that output forever.
The fair preorder is used to express the basic notion of implementation for I/O automata: A 1 implements A 2 i A 1 v F A 2 . Input enabling guarantees that each implementation accepts all external stimuli, while fairness guarantees that each implementation provides some output whenever the speci cation must provide some output. Mark Tuttle 10] writes: \The requirement that input be constantly enabled ensures that our solutions are able to respond to all patterns of input. The use of fairness ensures that the correctness of a solution will be judged only by those behaviors in which the system is actually given the chance to make progress." Note that the above justi cations are rather intuitive, however in this paper we validate them by relating the fair and quiescent preorders to the theory of testing.
The Theory of Testing
A di erent method for comparing transition systems is based on the observation of the interactions between a transition system and an external experimenter 3, 5, 7] . An experimenter for a transition system T is a transition system E, compatible with T, whose external actions are those of T plus an action w, called the success action. An experiment x is an execution of TkE which is in nite or ends in a deadlocked state (complete execution). An experiment x is successful if w is enabled in at least one state of x. We say that T may E if there is a successful experiment of TkE. We say that T must E if each experiment of TkE is successful. Two preorder relations can be de ned. 
Quiescent and Fair Preorders
The fair preorder is the only preorder relation among those we consider which respects the in nite behavior of a system. It is the basic notion of implementation for I/O automata. Unfortunately sets of fair traces, ordered by subset, are not closed under limit. where a is an input action, b is an output action, and q 0 is a start state. It is easy to observe that each nite sequence a n is a quiescent (and thus fair) trace of T since it is enough to loop on q 0 and then move to q 1 . The in nite sequence a ! , however, is not a fair trace of T since in any execution action b is enabled in all states but (at most) one.
As a consequence of the above observation, standard xpoint reasoning and the use of nite objects for the description of in nite ones are not possible in general when dealing with fairness.
The quiescent preorder is a simpli cation of the fair preorder that is based only on the nitary behavior of a transition system. It allows xpoint reasoning. In 14] it is shown that the quiescent preorder does not coincide with the fair preorder and does not express an intuitively reasonable notion of implementation in general. The rest of this section shows how the two preorders di er and provides some su cient conditions for them to coincide. We only consider I/O automata without subcomponents (no partitioning of the locally controlled actions). These automata are called automata with a trivial fairness partition in 13]. In our examples we also assume to have an internal action . The problem with Example 4 is that in T 1 it is possible not to execute a continuously enabled output action by letting T 1 advance internally, whereas in T 2 the output action must be executed. The quiescent preorder can identify an in nite fair execution that reaches a quiescent state in nitely many times or contains in nitely many output actions; however, it cannot identify an in nite fair execution that reaches nitely many quiescent states (0 in our example) and contains nitely many output actions (0 in our example).
De nition4. An I/O automaton A is input quiescent detectable if each in nite fair trace of A with nitely many output actions has in nitely many pre xes that are quiescent for A.
Input quiescent detectability is a very restrictive requirement and it is complex to verify. An example of a non input quiescent detectable device is an unbounded bu er which performs some internal update after receiving some input. An in nite fair execution leading to an in nite trace with input actions only can be obtained by interleaving each input action with the internal update, however, if the bu er enables some output whenever it is not empty, no nite sequence of input actions is a quiescent trace. Note that in Example 4 fairness is expressing something di erent than the intuition that each subcomponent of a system is given fair turns to proceed. In other words this is an example in which the basic intuition of fairness for I/O automata is lost.
A last needed condition concerns the branching structure of a transition system. It provides a su cient condition for characterizing in nite external traces through nite ones by guaranteeing continuity for external traces. Note the use of =) in De nition 5. A transition system with FIN might reach in nitely many states with a trace h; however, the set of states reachable with the last external transition of any given trace h is nite. For this reason our de nition of FIN is weaker than that of 11]. Note also that FIN is weaker than nitely branching when a transition systems is strongly convergent. In general in nitely branching transition systems are considered to be ill-formed. However, they can be used to model the possibility of receiving in nitely many di erent inputs. What FIN says is that, after a speci c input is chosen, only nitely many possibilities are given.
Theorem6. Consider u t
The proof of Theorem 6 is a simple cases analysis. In order to better understand quiescent continuity, the next proposition gives a su cient condition.
Proposition7. Given a transition system T, if T has FIN and, for each state q, each input action a, and each q 1 ; q 2 2 fq 0 jq a =) q 0 g, qtraces(q 1 ) = qtraces(q 2 ), then T is quiescent continuous. u t
The above condition seems very unnatural, however it captures some interesting cases that generally hold for speci cations. One speci c case is when for each state q and each input action a the set fq 0 jq a =) q 0 g contains exactly one element. In this case we say that the automaton is weakly input deterministic. A subcase of weak input determinism is input determinism, when for each state q and each input action a the set fq 0 jq a =) q 0 g contains exactly one element.
We conclude this section with a result about general I/O automata.
Proposition8. Let 
From I/O Automata to Testing
The main intuition behind I/O automata is that input actions are under the control of the external environment while output actions are under the control of the system. In other words, nondeterministic choice between input actions is intended to be an external choice, while nondeterministic choice between output actions is intended to be an internal choice. The following de nition formalizes the above idea by providing an encoding of input enabled transition systems onto transition systems that are meant to represent the same object in the more general, non input enabled, framework. We assume the existence of at least one internal action .
De nition9. Given At each state q an automaton decides which local action to perform by internally moving to a new state from which only the selected local action is enabled. The new state also enables all input actions since only the external environment can decide which input to provide. The transformation F preserves the external and quiescent traces of an automaton A, where a quiescent traces of F(A) is the external traces of an executions of F(A) that ends in a state enabling only the input actions of A. Also, although the encoding of an I/O automaton is not input enabled in general, a weaker notion of input enabling is preserved. The key idea behind the new input enabledness condition is that a system is weakly input enabled whenever it cannot prevent the environment from providing input. The above condition is met even if all input actions are enabled from any state up to internal transition. The alternative characterization of the must preorder given in Proposition 1 is still valid, however the de nition of Q must A has to take into account the fact that an automaton is in full control of its output actions and does not have any control on its input actions.
De nition12. Given an I/O automaton A, a set of states Q states(A) and a set of external actions A, we say that Q must A i either 1) A \ in(A) 6 = ; or 2) for each q 2 Q, wenabled(q) \ out(A) A and, for each q 0 such that q =) q 0 , wenabled(q 0 ) \ A 6 = ;.
The rst condition says that any automaton must perform its input actions; the second condition says that any automaton internally decides wich one of its possible output actions to perform. u t
All the preorders that we have shown to coincide on strongly convergent transition systems are incomparable when dealing with divergent transition systems. The must preorder considers a divergent state as chaotic, therefore nothing can be guaranteed to happen after a divergence has occurred. A purely divergent transition system is the minimal element of the must preorder, hence any other transition system is considered to be an implementation of it.
The fair preorder of I/O automata, instead, has some distinguishing power even in the presence of divergences. For example within the I/O automata theory it is possible to verify the correctness of a component which is running in parallel with a purely divergent one. As a consequence of the fair preorder, a purely divergent transition system is equivalent to a deadlocked one.
The quiescent preorder does not represent any intuition when dealing with divergent transition systems. It is just a nite approximation of the fair preorder which does not seem to work properly in the presence of divergences. Its usefulness is due to the fact that it allows xpoint reasoning and that it represents a well known intuition when the involved transition systems satisfy the conditions of Theorem 6.
It is di cult at this stage to say what is the best approach to divergent transition systems. The approach of testing leads to a very neat theory while the approach of I/O automata (fairness) leads to a notion that is very closed to our intuition. On the other hand Example 4 has shown that the fairness of I/O automata may not be appropriate to every situation. It is the scope of further research to nd a reasonable extension of the analyzed preorder relations to divergent transition systems.
Other Theories with I/O Distinction

Receptive Process Theory
Receptive Process Theory (RPT) 9] is an algebraic theory of receptive (input enabled) objects which is used for the description of delay insensitive circuits. Each object has an interface consisting of input and output actions and is receptive on its inputs. As for I/O automata, two RPT objects can be composed in parallel only if they do not have any common output actions.
The semantics of an RPT expression is denotational and is given in terms of \failures", however these failures are not those of 8]. The failures of 9] coincide with the quiescent traces of 16] (see Section 2) if we assume that a system performing in nitely many output actions without being provided with any input has a chaotic behavior (it is divergent).
An RPT object is considered to be divergent if \it can output forever or if it can become quiescent in in nitely many di erent ways". The reason for this choice is to avoid an hiding operator to introduce new divergences. RPT does not consider in nite sequences of output actions to be desirable.
Another reason for the choice of 9] about divergence of in nite output sequences, and probably the most important one, is that it gives a simple way of handling systems that output forever. The quiescent preorder of 16], in fact, has to consider quiescent and external traces at the same time in order to correctly handle transition systems that can output forever.
Complete Trace Structures
In his PhD thesis 6] David Dill introduces Complete Trace Structures for the description of speed-independent circuits. Formally, a complete trace structure is a quadruple (I; O; S; F) where I is a set of input actions, O is a set of output actions, S and F are two sets of nite and in nite strings (traces) over I O. Both S and F have to be mixed regular sets, i.e., sets obtained from the union of a regular and an !-regular language over I O. In other words S and F are languages accepted by nite state machines. The set S is called the success set and represents those traces that are considered to be successful for the described system; the set F is called the failure set and represents those traces that lead to a failure of the described system. A failure is used to model unexpected behaviors from the environment.
A complete trace structure has to be receptive, i.e., it has not to control its inputs. Formally, receptiveness is de ned by means of games between the system and the environment. The environment is allowed to add any nite number (possibly 0) of input actions at each move, while the system is allowed to add at most one output action at each move. A strategy for the system is a function giving an output action (or nothing) for each nite sequence of environment moves. A strategy for the system is a winning strategy if it leads to a trace of P = S F for any behavior of the environment. A complete trace structure is said to be receptive if, for each pre x x of a trace of P, there exists a winning strategy for the system starting the game after x has occurred.
The parallel composition of two complete trace structures T = (I; O; S; F) and T 0 = (I 0 ; O 0 ; S 0 ; F 0 ), denoted by T kT 0 , is a new complete trace structure ((I I 0 )n(O O 0 ); O O 0 ; S 00 ; F 00 ) where S 00 and F 00 are those traces that projected on I O give traces of S and F respectively, and projected on I 0 O 0 give traces of S 0 and F 0 respectively. If F 00 = ;, we say that T kT 0 is failure free, and this means that T 0 can safely interact with T . We say that a complete trace structure T 1 conforms to a complete trace structure T 2 (T 1 T 2 ) if each complete trace structure T 0 that can safely interact with T 2 can also safely interact with T 1 . The relation is called conformation preorder and expresses the notion of implementation for complete trace structures.
The idea of a failure, which is not the same as the idea of 8], is the aspect of complete trace structures that has no corresponding notion within the other theories we are considering in this paper. In fact, I/O automata and Receptive Process Theory are receptive in the sense that they always respond to input stimuli. Unexpected inputs are modeled by moving to special trap states from which any behavior is possible. By ignoring failures it is possible to show that each nite state I/O automaton can be described as a failure free trace structure and that each failure free trace structure can be described by an I/O automaton. Moreover, the conformation preorder coincides with the fair preorder.
Proposition14. Given u t
Conclusion
We have analyzed the fair and quiescent preorders of I/O automata and the theory of testing in the common framework of transition systems. The two theories, although apparently di erent, are based on similar intuitions. As a result of this paper we have given a class of I/O automata for which the quiescent preorder is equivalent to a simple fair preorder not distinguishing between the subcomponents of a system. We have also considered some cases in which the quiescent preorder is equivalent to the standard fair preorder. Secondly we have shown the relationship between the theory of I/O automata and that of testing both by encoding the information contained in the interfaces of I/O automata into general labeled transition systems and by de ning testing preorders directly on I/O automata. Our main result is that for strongly convergent and input enabled transition systems the quiescent preorder of I/O automata coincides with the reversed must preorder. Finally we have shown how other two widely known theories of receptive systems 6,9] relate to the above models.
We also have outlined some of the problems of divergences. It is not clear yet what a divergence should really represent. The theory of testing deals with divergences in a way similar to that of standard denotational semantics for sequential processes by considering a divergence as an absence of information; I/O automata deal with divergences by identifying pure divergences with deadlocks. This problem will be the argument of further research.
